Implementation (Synthesis, Timing) Design Engineer (Competitive Salary and Benefit) Toàn thời gian

Incubation Building, Lot D.01, Tan Thuan Street, Tan Thuan Export Processing Zone, Tan Thuan Dong Ward, Dist 7, HCMC
Thương lượng

Các Phúc Lợi Dành Cho Bạn

Competitive Salary and Benefit
PVI Insurance for Employee and Family
Travel Opportunities in USA, Taiwan, China, India

Mô Tả Công Việc

In this role, you will be responsible for ASIC implementation, including synthesis, floorplanning, timing closure, on our cutting edge ARMv8 based server on chip solutions (X-Gene) that will be the backbone of future data centers. You will be interacting on a daily basis with our design team worldwide and will work on the latest technology (16nm and 7nm) nodes available in the industry.

Responsibilities:

• Responsible for implementation on large state-of-the-art server-SoC blocks, including synthesis, timing constraint generation, timing closure, equivalency checking, and other frontend sign-off.
• Run netlist and physical synthesis on large and medium size blocks.
• Implement and verify other aspects netlist generation like scan-insertion, clock-gating checks, power-domain checks, etc.
• As part of the team, develop front-end implementation flows on synthesis, verification, timing analysis, eco-generation, etc.
• Define timing constraints at block and top level across all modes (Functional /BIST /SCAN /JTAG) and corners.
• Perform timing closure across all corners to ensure successful tapeout following our aggressive deadlines.
• Generate and implement functional ECO.
• Run Logic Equivalent Check (LEC) from RTL to prelayout/postlayout netlist.

Yêu Cầu Công Việc

Qualifications:

• 2-7 years of digital ASIC design/verification experience.
• Experience with Verilog or HDL languages and tools.
• Experience in scripting languages (PERL, TCL, shell, etc.)
• Experience in ASIC methodologies and tools like RTL Compiler, Synopsys Primetime, Cadence Tempus, LEC, CDC, etc.
• Physical design experience a plus.
• Timing analysis and synthesis experience a plus.
• Good communication and teamwork skills.
• Good English and Vietnamese communications skills, both speaking and writing.

Education:

• BS/MS/Ph.D. in Electrical Engineering/Computer Engineering or equivalent.

Địa Điểm Làm Việc

Công việc tương tự

Việc làm bạn sẽ thích